Skip to content
Question of 37

Q.Draw a circuit diagram of a common-emitter transistor amplifier.

Meghalaya MboseMBOSE Meghalaya Intermediate Board 2021Subjective· 2mImportance★★★★★
0% · 0/37 Questions
🔒 Locked · start free trial →

You're viewing a preview — the full solution, concept, methods & PYQ mapping are locked.

Start your 14-day free trial to unlock the full solution →
Figure — Labelled common-emitter (CE) npn-transistor amplifier circuit
Figure — Labelled common-emitter (CE) npn-transistor amplifier circuit

In a common-emitter amplifier, the emitter terminal is common to both the input (base-emitter) and output (collector-emitter) loops; the circuit uses a potential-divider bias, a collector load resistor, and coupling/bypass capacitors.

Circuit description (common-emitter NPN transistor amplifier):

  • A supply VCCV_{CC} is connected to the collector through a load resistor RCR_C.
  • The base is biased using a potential-divider network of two resistors R1R_1 (from VCCV_{CC} to base) and R2R_2 (from base to ground), which fixes a stable DC operating (Q) point.
  • An emitter resistor RER_E is connected from the emitter to ground, providing bias stability (thermal stabilisation); it is bypassed by a capacitor CEC_E in parallel with it, so that AC signal currents pass through CEC_E (bypassing RER_E) without reducing the AC gain, while RER_E still stabilises the DC operating point.
  • The input AC signal ViV_i is fed to the base through a coupling capacitor CinC_{in} (which blocks DC from the source while passing the AC signal), between the input source and the junction of R1R_1–R2R_2. …

Unlock everything free for 14 days

  • Full step-by-step solutions
  • Concept-first explanations
  • Methods, shortcuts & mistakes
  • PYQ mapping + timed mock tests

Full access for 14 days. No credit card required.