Skip to content
Question of 37

Q.Explain the working of a n-p-n transistor in CE mode as an amplifier.

Karnataka PUCKarnataka II PUC Board 2019Subjective· 5mImportance★★★★★
0% · 0/37 Questions
🔒 Locked · start free trial →

You're viewing a preview — the full solution, concept, methods & PYQ mapping are locked.

Start your 14-day free trial to unlock the full solution →

In CE mode a small base signal controls a large collector current; the amplified, phase-inverted output is taken across the collector load resistor RCR_C, with voltage gain AV=β RC/RinA_V = \beta\,R_C/R_{in}.

Circuit and biasing. The emitter is common to both input and output. The base–emitter junction is forward-biased (by VBBV_{BB}) and the collector–base junction is reverse-biased (by VCCV_{CC}). A load resistor RCR_C is placed in the collector circuit; the a.c. input signal is fed to the base.

Working.

  • In the absence of a signal, a steady base current IBI_B sets a steady collector current IC=βIBI_C = \beta I_B.
  • When the a.c. signal is applied, during its positive half the forward bias of the base–emitter junction increases, so IBI_B and hence ICI_C increase.
  • During its negative half, the forward bias decreases, so IBI_B and ICI_C decrease.
  • These variations in collector current ΔIC=β ΔIB\Delta I_C = \beta\,\Delta I_B flow through RCR_C, so the output voltage across RCR_C is Vo=−ΔICRCV_o = -\Delta I_C R_C (the sign shows it is 180∘180^\circ out of phase with the input, because a larger ICI_C means a smaller collector voltage VCE=VCC−ICRCV_{CE} = V_{CC} - I_C R_C). …

Unlock everything free for 14 days

  • Full step-by-step solutions
  • Concept-first explanations
  • Methods, shortcuts & mistakes
  • PYQ mapping + timed mock tests

Full access for 14 days. No credit card required.