Skip to content

Physics · Ch 9 — Semiconductor Electronics

Full Wave Rectifier

9.3.4.2

Full Wave Rectifier

The full wave rectifier passes BOTH the positive and negative half cycles of the AC input through the load, in the same direction, so it is called a full wave rectifier. Its centre-tap circuit uses a centre-tapped transformer, two p-n junction diodes D1D_1 and D2D_2, and a single load resistor RLR_L; the centre tap G is usually grounded as the zero-voltage reference, so each diode only ever rectifies HALF of the total secondary voltage. During the POSITIVE half cycle, terminal M is positive, G is at zero, and N is negative -- this forward biases D1D_1 (which conducts, sending current along path M→D1→A→G→CM\to D_1\to A\to G\to C) while reverse biasing D2D_2 (which stays off), so the positive half-cycle voltage appears across RLR_L in the direction G to C. During the NEGATIVE half cycle, terminal N is positive, G is at zero, and M is negative -- this reverses the roles, forward-biasing D2D_2 (current flows N→D2→B→G→CN\to D_2\to B\to G\to C) while reverse-biasing D1D_1, so the negative half-cycle voltage ALSO appears across RLR_L in the SAME direction, G to C. Because both halves of the AC input are rectified and pushed through the load in the same direction, the output -- though still pulsating -- never drops to zero the way the half wave rectifier's does, and the full wave rectifier's efficiency is exactly TWICE the half wave rectifier's, 81.2%. …

Figure 9.18Full wave (centre-tap) rectifier circuit and its input/output waveforms

What this figure shows. Panel (a) draws the complete circuit: an AC input feeding the primary of a centre-tapped transformer, secondary terminals M and N with the centre tap G grounded, diode D1D_1 from M and diode D2D_2 from N both feeding into a common load resistor RLR_L connected between the diodes' shared output node and G, with arrows separately marking the current path for the positive half cycle (through D1D_1) and the negative half cycle (through D2D_2). Panel (b) plots the input as a full symmetric sine wave between +Vpeak+V_{peak} and −Vpeak-V_{peak}, and the output directly below it as a continuous train of positive-going humps with NO flat gaps between them (unlike the half wave rectifier's output) -- every half-cycle of the input, positive or negative, pro …