Skip to content
Question of 37

Q.With a neat circuit diagram, explain the principle and working of a full-wave rectifier using two P-N junction diodes. (1½+5½=7)

Odisha ChseOdisha CHSE +2 Science Board Exam 2024Subjective· 7mImportance★★★★★
0% · 0/37 Questions
🔒 Locked · start free trial →

You're viewing a preview — the full solution, concept, methods & PYQ mapping are locked.

Start your 14-day free trial to unlock the full solution →
Figure — Stem 'With a neat circuit diagram, explain ... full-wave rectifier using two P-N junction diodes' describes th
Figure — Stem 'With a neat circuit diagram, explain ... full-wave rectifier using two P-N junction diodes' describes th

With a centre-tapped secondary and two diodes conducting on alternate half-cycles, both halves of the AC input get rectified in the same direction through the load, giving continuous (though pulsating) DC.

Circuit: The secondary winding of the transformer is CENTRE-TAPPED — the centre tap (point O) is taken as the reference/ground and connected to one end of the load resistor R_L. The two outer ends of the secondary, A and B, are connected to the anodes (p-side) of two diodes D_1 and D_2 respectively. The cathodes (n-side) of both diodes are joined together at a common point, which is connected through the load R_L back to the centre tap O. The output DC voltage is taken across R_L.

Principle/Working:

  • Positive half-cycle of the AC input: suppose end A of the secondary is at a higher potential than the centre tap O (and end B is correspondingly at a lower/negative potential relative to O). Diode D_1 is then forward biased and conducts, sending current through R_L (from the common cathode point, through R_L, back to O). At the same time, diode D_2 is reverse biased (its end B is negative relative to O) and does NOT conduct.

  • Negative half-cycle of the AC input: the polarities reverse — now end B is at higher potential than O, so D_2 becomes forward biased and conducts, again sending current through R_L in the SAME direction as before (from the common cathode point through R_L to O), while D_1 is now reverse biased and blocks.

    …

Unlock everything free for 14 days

  • Full step-by-step solutions
  • Concept-first explanations
  • Methods, shortcuts & mistakes
  • PYQ mapping + timed mock tests

Full access for 14 days. No credit card required.