Skip to content

Physics · Ch 7 — Alternating Current

Phasor-Diagram Solution for the LCR Circuit

7.10.1

Phasor-Diagram Solution for the LCR Circuit

Setting up the phasor diagram. With the current II as the common reference phasor, three voltage phasors are drawn from the same origin: VR=IRV_R=IR along II; VL=IXLV_L=IX_L perpendicular to II, leading it by 90∘90^\circ; and VC=IXCV_C=IX_C perpendicular to II but LAGGING it by 90∘90^\circ -- i.e. pointing in exactly the OPPOSITE direction to VLV_L, along the same vertical line (the figure for this section shows all three explicitly).

Combining VLV_L and VCV_C first. Since VLV_L and VCV_C point in opposite directions along the same line, their resultant is simply their (signed) difference in magnitude, VL−VCV_L-V_C (taking the direction of the larger one as positive) -- exactly as two forces pulling in opposite directions along one line combine to a single net force.

Adding this to VRV_R. The net perpendicular phasor (VL−VC)(V_L-V_C) and the horizontal phasor VRV_R are now at right angles to each other, exactly as in the LR/CR case, and the resultant applied-voltage phasor VV is again the diagonal of the rectangle they form:

V=VR2+(VL−VC)2=(IR)2+(IXL−IXC)2=IR2+(XL−XC)2V = \sqrt{V_R^2+(V_L-V_C)^2} = \sqrt{(IR)^2+(IX_L-IX_C)^2} = I\sqrt{R^2+(X_L-X_C)^2}

The impedance and phase angle. Comparing with V=IZV=IZ gives the impedance of the general series LCR circuit,

Z=R2+(XL−XC)2\boxed{Z = \sqrt{R^2+(X_L-X_C)^2}}

and the phase angle by which the current lags (or leads) the voltage is read off the same triangle as

tan⁡ϕ=XL−XCR\tan\phi = \frac{X_L-X_C}{R} …

Figure 1Phasor diagram for the series LCR circuit, with impedance triangle

What this figure shows. A phasor diagram is drawn with the common current phasor II along the horizontal reference direction. From the same origin, the resistor's voltage phasor VRV_R is drawn along this same horizontal direction (in phase with II); the inductor's voltage phasor VLV_L is drawn pointing straight UP, 90∘90^\circ ahead of II; and the capacitor's voltage phasor VCV_C is drawn pointing straight DOWN, 90∘90^\circ behind II, from the SAME origin as VLV_L (so VLV_L and VCV_C point in exactly opposite directions along the same vertical line). A single net vertical phasor, labelled VL−VCV_L-V_C, is drawn showing the resultant of VLV_L and VCV_C after they partially cancel (drawn upward, assuming VL>VCV_L>V_C in this particular diagram). Finally, the resultant applied voltage phasor VV is drawn as the diagonal of the rectangle formed by VRV_R (horizontal leg) and (VL−VC)(V_L-V_C) (vertical leg), at an angle ϕ\phi above the horizontal reference, with a small arc marking ϕ\phi. A small inset impedance triangle is drawn beside this, with legs RR …