Skip to content
Solved Examples · Example 3

Q.Find the end points of the load line for the circuit given figure 2.1.11.

Karnataka PUCTextbookNumericImportance★★★★★est
23% · 11/47 Questions
🔒 Locked · start free trial →

You're viewing a preview — the full solution, concept, methods & PYQ mapping are locked.

Start your 14-day free trial to unlock the full solution →
Figure 2.1.11
Figure 2.1.11

[!TLDR]

The load line joins VCE=12 VV_{CE} = 12\ \text{V} on the x-axis to IC=4 mAI_C = 4\ \text{mA} on the y-axis.

In a voltage divider bias circuit the emitter resistor appears in the collector loop, so Kirchhoff's voltage law around that loop gives

VCC=VCE+IC(RC+RE)V_{CC} = V_{CE} + I_C(R_C + R_E)

The two end points of the DC load line come from setting each variable to zero.

x-axis point (cutoff), IC=0I_C = 0:

VCE=VCC=12 VV_{CE} = V_{CC} = 12\ \text{V}

y-axis point (saturation), VCE=0V_{CE} = 0: …

Unlock everything free for 14 days

  • Full step-by-step solutions
  • Concept-first explanations
  • Methods, shortcuts & mistakes
  • PYQ mapping + timed mock tests

Full access for 14 days. No credit card required.