Skip to content
Question Bank (3 marks) · Q4

Q.Briefly explain the working of n channel JFET.

Karnataka PUCTextbookLong· 3mImportance★★★★★est
33% · 23/70 Questions
🔒 Locked · start free trial →

You're viewing a preview — the full solution, concept, methods & PYQ mapping are locked.

Start your 14-day free trial to unlock the full solution →

[!TLDR]

In an n-channel JFET the reverse gate-source voltage widens the depletion regions and narrows the channel, so IDI_D falls from its maximum IDSSI_{DSS} (at VGS=0V_{GS} = 0) to zero at pinch off (VGS=VP)(V_{GS} = V_P).

An n-channel JFET is operated with the drain-to-source supply VDDV_{DD} making the drain positive with respect to the source, and the gate-to-source supply VGGV_{GG} keeping the two gate-channel pn junctions reverse biased. The reverse bias creates depletion regions that extend into the n-type channel.

When VGS=0V_{GS} = 0 (gate at source potential), the depletion regions are narrow, the channel is widest and the drain current is maximum; this maximum current is called IDSSI_{DSS} and flows from drain to source. As the reverse gate-to-source voltage is increased, the depletion regions grow and reach further into the channel, reducing its effective width and increasing its resistance, so the drain current IDI_D decreases. On increasing the reverse bias still further, a stage is reached where the two depletion regions touch each other and completely close the channel; this gate voltage is the pinch off voltage VPV_P, and here the drain current falls to zero. Hence the drain curren …

Unlock everything free for 14 days

  • Full step-by-step solutions
  • Concept-first explanations
  • Methods, shortcuts & mistakes
  • PYQ mapping + timed mock tests

Full access for 14 days. No credit card required.