Q.Draw the circuit diagram and explain with graph the frequency response of CE amplifier.
You're viewing a preview — the full solution, concept, methods & PYQ mapping are locked.
Start your 14-day free trial to unlock the full solution →[!TLDR]
A CE amplifier's voltage gain is flat only in a mid-frequency band, falling at low frequencies (coupling/bypass capacitor reactance) and at high frequencies (junction/stray capacitance); the bandwidth is at the 0.707 (3 dB) points.
Circuit: a single-stage voltage-divider-biased CE amplifier — set the base bias, is the collector load, with bypass capacitor stabilises the bias; the input signal is coupled through and the output through .
Frequency-response graph: voltage gain is plotted against frequency (log scale). The curve rises at low frequencies, becomes flat at a maximum value over the mid band, and rolls off at high frequencies. Three regions:
-
Low-frequency region: the coupling capacitors and the emitter bypass capacitor have high reactance . and then drop part of the signal and pass only a fraction to the next stage/load, while an unbypassed introduces negative feedback; both reduce the gain. So the gain is small at low frequencies.
-
Mid-frequency region: here the reactances of are so small that these capacitors act as shorts, while the transistor junction and stray capacitances are still large enough in reactance to be treated as open. The gain is therefore constant at its maximum value . …
Unlock everything free for 14 days
- Full step-by-step solutions
- Concept-first explanations
- Methods, shortcuts & mistakes
- PYQ mapping + timed mock tests
Full access for 14 days. No credit card required.