Q.With block diagram and waveform explain the working of the counting Analog to Digital converter.
You're viewing a preview — the full solution, concept, methods & PYQ mapping are locked.
Start your 14-day free trial to unlock the full solution →[!TLDR]
A counting ADC uses a counter to drive a DAC that builds a rising staircase voltage; a comparator stops the counting the instant the staircase reaches the analog input, and the stopped count is the digital output.
Purpose: An analog-to-digital converter (ADC) converts an analog input (for example the output of a thermocouple representing a temperature difference) into a digital output that can be displayed.
Block diagram: The counting ADC consists of four blocks — a comparator, a binary counter, a DAC, and an AND gate. The clock feeds one input of the AND gate; the gate output drives the binary counter; the counter's binary output is the digital output and also feeds the DAC; the DAC output is compared with the analog input by the comparator, whose output controls (gates) the AND gate. A 'clear' line resets the counter.
Working:
- The clear pulse resets the counter to zero count.
- The counter then counts the clock pulses that pass through the AND gate.
- The counter's binary output drives the DAC, whose output is a staircase waveform that rises one step per clock pulse.
- The comparator continuously compares this staircase with the analog input :
- While , the comparator output is high, which keeps the AND gate open, so clock pulses continue to reach the counter and the staircase keeps rising.
- When the staircase just exceeds , the comparator output goes low, disabling the AND gate; no more clock pulses reach the counter and the count stops (with ).
- The value now held in the counter is the digital equivalent of the analog input voltage. …
Unlock everything free for 14 days
- Full step-by-step solutions
- Concept-first explanations
- Methods, shortcuts & mistakes
- PYQ mapping + timed mock tests
Full access for 14 days. No credit card required.