Skip to content
Question Bank (5 marks) · Q6

Q.Explain briefly each part of block diagram of 555timer.

Karnataka PUCTextbookLong· 5mImportance★★★★★est
42% · 36/86 Questions
🔒 Locked · start free trial →

You're viewing a preview — the full solution, concept, methods & PYQ mapping are locked.

Start your 14-day free trial to unlock the full solution →

[!TLDR]

The 555 block diagram = a three-5 kΩ5\,k\Omega voltage divider, two comparators, an RS flip-flop and a discharge transistor; the comparators set/reset the flip-flop, whose output drives pin 3 and the discharge transistor.

The functional block diagram of the 555 timer (Figure 6.5.2) consists of two comparators, an RS flip-flop, an npn (discharge) transistor and three equal 5 kΩ5\,k\Omega resistors. Its parts are:

  1. Resistive voltage divider — three equal 5 kΩ5\,k\Omega resistors are connected in series between +Vcc+V_{cc} (pin 8) and ground (pin 1). They divide the supply and fix two reference voltages: 23Vcc\tfrac{2}{3}V_{cc} at the upper node and 13Vcc\tfrac{1}{3}V_{cc} at the lower node. The control-voltage pin (pin 5) is brought out at the upper node so the 23Vcc\tfrac{2}{3}V_{cc} reference can be changed externally.

  2. Comparator 1 (upper comparator) — its non-inverting input is the reference 23Vcc\tfrac{2}{3}V_{cc} and its inverting input is the threshold (pin 6). When the threshold voltage exceeds 23Vcc\tfrac{2}{3}V_{cc}, its output goes high and sets (S) the flip-flop.

  3. Comparator 2 (lower comparator) — its inverting input is the reference 13Vcc\tfrac{1}{3}V_{cc} and its non-inverting input is the trigger (pin 2). When the trigger voltage falls below 13Vcc\tfrac{1}{3}V_{cc}, its output goes high and resets (R) the flip-flop.

  4. RS flip-flop — it receives the Set input from comparator 1 and the Reset input from comparator 2. Its outputs are Q and its complement Q‾\overline{Q}; the output at pin 3 is derived from Q‾\overline{Q}.

  5. Discharge transistor T2T_2 — an npn transistor whose collector is brought out to the discharge pin (pin 7). It is driven by the flip-flop output: it saturates (turns on) or cuts off (turns off) according to the flip-flop state, providing a discharge path for the external timing capacitor. …

Unlock everything free for 14 days

  • Full step-by-step solutions
  • Concept-first explanations
  • Methods, shortcuts & mistakes
  • PYQ mapping + timed mock tests

Full access for 14 days. No credit card required.