Skip to content
Question Bank (2 marks) · Q26

Q.Draw the logic circuit for the expression Y=AB+B‾Y = AB + \overline{B} by using only the NAND gates.

Karnataka PUCTextbookShort· 2mImportance★★★★★est
68% · 109/160 Questions
🔒 Locked · start free trial →

You're viewing a preview — the full solution, concept, methods & PYQ mapping are locked.

Start your 14-day free trial to unlock the full solution →

[!TLDR]

Two NAND gates realise Y=AB+B‾Y = AB + \overline{B}: NAND1(A, B) = AB‾\overline{AB}, then NAND2(AB‾\overline{AB}, B) = AB+B‾AB + \overline{B}.

Since NAND is a universal gate, any SOP expression can be built as a two-level NAND-NAND network. For Y=P1+P2Y = P_1 + P_2 the standard realisation is Y=P1‾⋅P2‾‾Y = \overline{\overline{P_1}\cdot\overline{P_2}}, i.e. NAND the complemented product terms.

Here P1=ABP_1 = AB and P2=B‾P_2 = \overline{B}:

  • P1‾=AB‾\overline{P_1} = \overline{AB} is produced by NAND gate 1 with inputs A and B.
  • P2‾= B‾ ‾=B\overline{P_2} = \overline{\,\overline{B}\,} = B, which needs no gate — the uncomplemented input B is used directly.
  • The output NAND gate 2 takes AB‾\overline{AB} and B: Y= AB‾⋅B ‾Y = \overline{\,\overline{AB}\cdot B\,}. …

Unlock everything free for 14 days

  • Full step-by-step solutions
  • Concept-first explanations
  • Methods, shortcuts & mistakes
  • PYQ mapping + timed mock tests

Full access for 14 days. No credit card required.