Skip to content
Solved Examples · Example 16

Q.Draw the NAND gate equivalent circuit of Half Subtractor.

Karnataka PUCTextbookLongImportance★★★★★est
47% · 75/160 Questions
🔒 Locked · start free trial →

You're viewing a preview — the full solution, concept, methods & PYQ mapping are locked.

Start your 14-day free trial to unlock the full solution →

[!TLDR]

A half subtractor's outputs, Difference =A⊕B= A \oplus B and Borrow =A‾B= \overline{A}B, are both realized using only 2-input NAND gates.

A half subtractor subtracts one bit B from another bit A. From its truth table the Difference is D=A⊕BD = A \oplus B (it is 1 whenever the two inputs differ) and the Borrow is Bo=A‾BB_o = \overline{A}B (a borrow is required only when A=0A = 0 and B=1B = 1).

Because NAND is a universal gate, both outputs are produced with NAND gates alone. The XOR needed for the difference is the classic four-NAND network: Gate 1 forms AB‾\overline{AB}; Gate 2 forms A⋅AB‾‾\overline{A\cdot\overline{AB}}; Gate 3 forms B⋅AB‾‾\overline{B\cdot\overline{AB}}; and Gate 4 combines the Gate-2 and Gate-3 outputs as A⋅AB‾‾⋅B⋅AB‾‾‾=A⊕B\overline{\overline{A\cdot\overline{AB}}\cdot\overline{B\cdot\overline{AB}}} = A \oplus B, which is the Difference …

Unlock everything free for 14 days

  • Full step-by-step solutions
  • Concept-first explanations
  • Methods, shortcuts & mistakes
  • PYQ mapping + timed mock tests

Full access for 14 days. No credit card required.