Skip to content
Question Bank (3 marks) · Q5

Q.Draw the logic symbol, timing diagram and truth table of half adder/ half subtractor.

Karnataka PUCTextbookLong· 3mImportance★★★★★est
15% · 24/160 Questions
🔒 Locked · start free trial →

You're viewing a preview — the full solution, concept, methods & PYQ mapping are locked.

Start your 14-day free trial to unlock the full solution →

[!TLDR]

Half adder: sum S=A⊕BS=A\oplus B, carry C=ABC=AB; half subtractor: difference D=A⊕BD=A\oplus B, borrow Bo=A‾BB_o=\overline{A}B.

Half adder — adds two single bits AA and BB.

  • Logic symbol: a block with two inputs A,BA, B and two outputs SS (Sum) and CC (Carry); internally an X-OR gate gives SS and an AND gate gives CC.
  • Boolean: S=A⊕B=A‾B+AB‾S = A\oplus B = \overline{A}B + A\overline{B}, C=A⋅BC = A\cdot B.
ABS (Sum)C (Carry)
0000
0110
1010
1101

Half subtractor — subtracts BB from AA.

  • Logic symbol: a block with inputs A,BA, B and outputs DD (Difference) and BoB_o (Borrow); an X-OR gate gives DD, and an AND gate with the AA input inverted gives BoB_o.
  • Boolean: D=A⊕BD = A\oplus B, Bo=A‾⋅BB_o = \overline{A}\cdot B.
ABD (Difference)Bₒ (Borrow)
0000
0111
1010
1100

Unlock everything free for 14 days

  • Full step-by-step solutions
  • Concept-first explanations
  • Methods, shortcuts & mistakes
  • PYQ mapping + timed mock tests

Full access for 14 days. No credit card required.